This paper describes high-voltage CMOS buffer architecture that uses low-voltage transistors. The voltage capability of presented architecture is nearly three times larger than the voltage capability of used MOSFET's. This buffer topology could be used to provide 3.3V compatibility of 1.2V and 1.5V digital ICs implemented in standard CMOS technology. A 7V circuit-prototype was fabricated in 0.25pm 2.5V CMOS technology. Performed measurements demonstrate stress-free operation in both active and high-impedance mode.
Introduction
As CMOS technology scales below 0.2pm, allowed suppIy voltages become significantly lower than previous 3.3V and 5V standards [l] . Because of economic reasons, systems usually use chips spanning several technology generat.ions. As a result, a 3.3V IC might need to interface with another IC designed to operate from lower supply voltage (such as 1.5V). This scenario presents a serious problem:
The buffer circuits of the 1.5V IC neither can provide nor snstain [when in high-impedance state) a 3.3V drive.
One could solve the above problem in two ways. The first approach is to use "dual-supply'' technology. Kowever, the use of technology that has two types of transistors' such as 1.5V(low-voltage) and 3.3V (high-voltage) devices, increases production cost2.
The second approach is to develop buffer architectures that have high-voltage capabilities and use only low-voltage transistors. Reported to date high-volta&-&ufSers with low-voltuge transistors (HVBILVT) can be classified into two basic groups: 1) circuits with both high-voltage tolerance and high-voltage drive; 2) circuits with high-voltage tolerance and low-voltage drive. The conceptual schematics of these two types of HVB/LVT's are shown in Fig. 1 . The pad driver in Fig. l(a) consists of n-channel and pchannel cascode stacks. The cascodes allow output to traverse between 0 and Vhzgh while the liyS's and Vgd's of all four transistors remain lower than l/ZVhigh [2]. Thiis, the voltage capability of Fig. I(a) pad driver is two times larger than the voltage capability of used MOSFET's. For 'Marly sub-0.2fi.m technologies are "dual-supply" technologies 2This increase could be as much as 20%. proper operation the cascode pad driver requires two inphase input signals. Both signals must have low-voltage (1/2Vhigh) swing. These signals are provided through two "regular" inverter chains and are generated by the. levelshifter circuit. The level-shifter takes a 0-to-1/2Vhigh input and produces signal that swings between 1/2Vhigh and Vhigh. Naturally, the level-shifter must be implemented in such a way that none of its transistors experiences voltage overstress.
Unlike previously discussed HVB/LVT the circuit shown in Fig. l(b) is biased from the lower supply voltage. As a result its output drive is only O-to-l/PVhi,h . The structure however allows pad voltage to exceed supply (when the buffer is in tristate mode), i.e. the circuit has highvoltage tolerance (= Vh+). Three problems have been eliminated to achieve this 2 X tolerance [3]: 1) Vag overstress of n-channel transistor; 2) conduction, of p-channel transistor; 3) forward biasing of the drain-bulk pn juncti" of p-chan7ieI transistor. The first problem is resolved by using an n-channel cascode, while the second and the third are eliminated by using dynamic gate and bulk biasing (conceptually illustrated using two pairs of switches).
Recently High-Voltage Pad Driver The conceptual schematic of pad driver having stress-free range of 3 S is shown in Fig. 2(a) . In this citcuit the pad voltage controls S I and ,572 switches3 which provide dynamic gate biasing for the triple cascode. None of the used six transistors will experience V,, or Tidg voltage overstress if the following conditions are satisfied:
The fact that SI must be ON when its control voltage (i.e.
Vpnd) is lower than the switch terminal voltages suggests that SI should be implemented using p-channel transistor.
S2 on the other hand should be implemented using 11-channel transistor because it must be ON when its control voltage is higher than its terminal voltages. The gates of both switch transistors should be controlled by Vpad, but they can not be directly connected to the pad node4. For stress-free operation the gate voltage of psl must follow V p a d but it should never exceed 2/3Vhigl,. Similarly, the gate voltage of n S 2 must follow Vpad but it should never go below 1/3Vhigh. When Fig. 2 (a) pad driver is in tristate mode, nodes "1" and "2" have the required voltage excursions5.
The above observations lead to Fig. 2(b) pad driver. The circuit was simulated using models for Lucent's 0.25pm 2.5V technology and Vhish of 7 . 5 v . It was placed in tristate modo (i.e. both nl and p l -OFF) and the pad voltage was varied between 0 and 7.5V. As expected, the gate-source and gate-drain voltages of all eight transistors remain bounded to h2.5V. Unfortunately, in active mode VI is not only function of Vout (i.e. V p a d ) but it is also function of the gate voltage of transistor n1 (i.e. V g n l ) . Similarly, V 2 is function of both Vpad and VgP1. As a result, immediately after each input transition both p s~ and n~z are ON and conducting large "shot-trough'' current.
More importantly, during the same time the gate oxides of both 713 and p3 are subjected to voltage overstress. This problem is eliminated in the circuit of Fig. 2(c) . Here, the triple cascode is split into two separate circuits, one of them is always operated in tristate and the switching transistors are shared. The controls for the switching transistors are derived from the "always-tristate" circuit. Switch transistors psl and nsa-respond only to changes in Vpad and provide dynamic protection for transistors n 3~ and p 3 A . However, since the drain and gate nodes of these two transistors are coupled respectively to the gate and drain nodes of 7 1 3 8 and p3B the switches also provide protection for n 3~ and p 3 B . Eliminating the "unused" R I A , n 2~, p l~ and p 2~ we obtain the HVB/LVT shown in Fig. 2(d) The gate-source (GS) and gate-drain (GD) voltages of all ten transistors are always limited to f1/3Vhigh . Unfortunately, drain-source (DS) voltages of transistors TQA, p 3 A , n3B and p 3 B exceeds 1/3Vhigh (by a t least one threshold voltage).
To keep v d s of 7 2 3~ 5 1/3vhigh we have to pull node "1A" up to 2/3Vhiyh. This is accomplished in Fig. 2 we have to pull node "2A" down to 1/3Vhigh which is accomplished via transistor P d o u n . Note that when activated 7 1 ,~ does not connect 'u" directly to 2/3Vhigh.
Instead, it connects it to node "G" which for high pad voltages acquire desired 2/3Vhigh value. Similarly, node "2A" is brought down to 1/3Vhigh via node "G", i.e. indirectly. This is intentionally done in order to guarantee that transistors nUp and pdomn are not stressed. The final problem that needs to be addressed is the drain-source overstress of transistors n 3~ and p 3 B . w e will briefly discuss what causes the drain-source overstress of transistor n38 and we will provide circuit solution to this problem6. When the pad voltage equals Vhigh the drain-source ' The p 3~ case is analogous and will not be discussed here. voltages of transistors n 2~ and 7 2 3 8 (see Fig. 3 (a)) are:
and V D S~~B = VGSn3B . This overstress could be prevented by connecting an additional cascode transistor as shown in Fig. 3(b) . With n 4~ in place, drain-source voltage of n3B becomes V D S~~B = 1/3Vhi,tl + (VGSn3B -V G S~~B ) .
This drain-source voltage can now be kept nearly constant and equal to 1/3Vhigh by simply making ndBand n3g identical in size. This drainsource overstress protection requires gate of n 4~ to have potential of v h t y h whenever the pad node has potential V h i y h . The gate potential of transistor 7 1 4 8 should however be lowered to 1/3Vhigh as pad node traverses toward ground, i.e. ~1 4~ requires Q Vhigh -to -1/3Vhigh dynamic gate biasing. Such biasing is readily available -node "2,4"
in Fig. 2(e) circuit.
Similarly, the drain-source overstress of p38 is eliminated by the addition of p *~ cascode transistor. As shown in Fig. 3(c) required dynamic biasing (0 -to -2/3Vhiyh) is obtained by directly connecting the gat,e of transistor pqg to node "1A".
The Level-Shifter Circuit
Level-shifter consists of two inverters and an RS latrh (see Fig. 4(a) ). Each inverter is comprised of input transistor ( n t n~ & n z n~) , a cascode stack (the n , '~) and load
Cascode transistors provide overstress protection for the input devices. For effective overstress protection all devices must have the same size. With equally sized input and load transistors, Fig. 4(a) inverter structures exhibit gain of near-unity for large signals. Inverter gain is on first order insensitive to process and temperature variations. Fig. 4 (a) level-shifter architecture however dissipates (static) power.
The static powcr dissipation could be reduced if the two inverters are impulse driven. To minimize static powcr consumption we have to minimize input pulse duration7. If t,he two inverter structure are pulse driven both invertw outputs will be "high" most of the time. In order to be able to retain its state, the latch must be implemented using N A N D gates (as opposed to N O R ghtes).
Schematic of the complete level-shifter circuit is shown in Fig. 4(b) . Desired impulse drive is realized using a "one-shot," circuit. This circuit employs three MOS inverters, two N A N D gates and a NAND-based RS latch (RS2). Transistors n i n~, n i n~, R ,~A and n , 1~ are also part of the one-shot circuit'. Pulse is produced at the gate of transistor n i n~ ( R~~B ) whenever there is positive (negative) input transition. The duration of the produced pulse is approximately equal to TMOS + T~~~/~~~, + T R S ;
where TMOS is the delay of the MOS inverter, T~,~/~~, is the delay of the nin -n,l inverter and TRS is the switching delay of the used RS latch. As long as RS1 and RS2 arc equally loaded arid present minor loading t o their corresponding driving circuits, the duration of the generated driving pulses would be sufficient, to guarantee switching of latch RS1.
Experimental Results
Tristate-capable 7V output buffer (see Fig. 5 ) was fabricated with Lucent's 0.25pm 2.5V CMOS process. The circuit was dcsigned to drive lOpF of load capacitance at, 200MHz. Pad driver transistor sizes (all in pm) are as 7Pulse tlurabion however should be sufiiciently large so that RS *The two-transistor structures n , ,~ -7 L~l . 4 and n,,,B can latch could change its state.
be viewed as inverters. 
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The circuit was tested extensively. Twenty three packaged parts (out of 25 tested) were functional. On-wafer probing was also performed successfully. To verify high-voltage capability, internal nodes (IA, 2A and G) had to be measured while the buffer was being operated in "packagelike en~ironment"~. The obtained waveforms were then compared to output (pad) waveform. The potential differences L t -Via, V,,t -Vza and LblL1 -Vc are indicative of presence/absence of GS-GD voltage overstress. These differences indeed remain bounded to approximately It2.5V (see Fig. 6 and Fig. 7 ). CMOS process, but it can be used in any other CMOS process. The use of proposed architecture entails performancecost tradeofflo.
gThis was done by bonding a bare die directly on a PCB and using active (Pico) probes.
'ONO dual-supply technology is required, but the performance is inferior to that of a "regular" buffer implemented with high-voltage devices. 
23-4-4
